

100




Fig. 1A




Fig. 1B




Fig. 2





Fig. 3

Fig. 4






Fig. 5




Fig. 6




Fig. 7

Switching Matrix Control Circuitry 830




Fig. 8

SONET Frame
900

A1 902	A2 904	J0/Z0 906	Payload Bytes 990
B1 910	E1 912	F1 914	Payload Bytes 991
D1 920	D2 922	D3 924	Payload Bytes 992
H1 930	H2 932	H3 934	Payload Bytes 993
B2 940	K1 942	K2 944	Payload Bytes 994
D4 950	D5 951	D6 952	Payload Bytes 995
D7 953	D8 954	D9 955	Payload Bytes 996
D10 956	D11 957	D12 958	Payload Bytes 997
S1/Z1 970	M1/Z2 972	E2 974	Payload Bytes 998
U	U	U	

Fig. 9
(Prior Art)

In-Band/Parity
Bytes 1030

ESF Frame
1000

Relock Bytes 1010	A1/A2 Bytes 1020	In-band signaling high byte 1090	In-band signaling low byte 1091	B1 byte 1092	H1 Bytes 1040	H2 Bytes 1050	H3 Bytes 1060	H4 Bytes 1070	Payload Bytes 1080
									Payload Bytes 1081
									Payload Bytes 1082
									Payload Bytes 1083
									Payload Bytes 1084
									Payload Bytes 1085
									Payload Bytes 1086
									Payload Bytes 1087
									Payload Bytes 1088

Fig. 10




Fig. 11




Fig. 12

**Frame Parity
Checking Circuit
1300**




Fig. 13




Fig. 14